View AD7993-X_667353.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

4-Channel, 10- and 12-Bit ADCs with I2CCompatible Interface in 16-Lead TSSOP AD7993/AD7994
FEATURES
10- and 12-bit ADC with fast conversion time: 2 s typ 4 single-ended analog input channels Specified for VDD of 2.7 V to 5.5 V Low power consumption Fast throughput rate: 188 kSPS Temperature range:-40C to +125C Sequencer operation Automatic cycle interval mode I2C(R)-compatible serial interface I2C interface supports standard, fast, and high speed modes Out-of-range indicator/alert function Pin-selectable addressing via AS Shutdown mode: 1 A max 16-lead TSSOP package See AD7998 and AD7992 for 8-channel and 2-channel equivalent devices, respectively.
FUNCTIONAL BLOCK DIAGRAM
VDD AGND REFIN CONVST
AD7993/AD7994
VIN1 VIN2 VIN3 VIN4 T/H I/P MUX 10-/12-BIT SUCCESSIVE APPROXIMATION ADC CONTROL LOGIC
OSCILLATOR
DATALOWLIMIT REGISTER CH1-CH4
CONVERSION RESULT REGISTER CONFIGURATION REGISTER ALERT STATUS REGISTER CYCLE TIMER REGISTER I2C INTERFACE SCL SDA
03472-0-001
DATAHIGHLIMIT REGISTER CH1-CH4
ALERT/ BUSY
HYSTERESIS REGISTER CH1-CH4 AS
GENERAL DESCRIPTION
The AD7993/AD7994 are 4-channel, 10- and 12-bit, low power, successive approximation ADCs with an I2C-compatible interface. The parts operate from a single 2.7 V to 5.5 V power supply and feature a 2 s conversion time. The parts contain a 4-channel multiplexer and track-and-hold amplifier that can handle input frequencies up to 11 MHz. The AD7993/AD7994 provide a 2-wire serial interface that is compatible with I2C interfaces. Each part comes in two versions, AD7993-0/AD7994-0 and AD7993-1/AD7994-1, and each version allows for at least two different I2C addresses. The I2C interface on the AD7993-0/AD7994-0 supports standard and fast I2C interface modes. The I2C interface on the AD7993-1/ AD7994-1 supports standard, fast, and high speed I2C interface modes. The AD7993/AD7994 normally remain in a shutdown state while not converting, and power up only for conversions. The conversion process can be controlled using the CONVST pin, by a command mode where conversions occur across I2C write operations, or an automatic conversion interval mode selected through software control. The AD7993/AD7994 require an external reference that should be applied to the REFIN pin and can be in the range of 1.2 V to VDD. This allows the widest dynamic input range to the ADC.
AGND
Figure 1.
On-chip limit registers can be programmed with high and low limits for the conversion result, and an open-drain, out-ofrange indicator output (ALERT) becomes active when the programmed high or low limits are violated by the conversion result. This output can be used as an interrupt.
PRODUCT HIGHLIGHTS
1. 2. 2 s conversion time with low power consumption. I2C-compatible serial interface with pin-selectable addresses. Two AD7993/AD7994 versions allow five AD7993/AD7994 devices to be connected to the same serial bus. The parts feature automatic shutdown while not converting to maximize power efficiency. Current consumption is 1 A max when in shutdown mode. Reference can be driven up to the power supply. Out-of-range indicator that can be software disabled or enabled. One-shot and automatic conversion rates. Registers can store minimum and maximum conversion results.
3.
4. 5. 6. 7.
Rev. 0
Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 www.analog.com Fax: 781.326.8703 (c) 2004 Analog Devices, Inc. All rights reserved.
AD7993/AD7994 TABLE OF CONTENTS
AD7993 Specifications..................................................................... 3 AD7994 Specifications..................................................................... 5 I2C Timing Specifications ................................................................ 7 Absolute Maximum Ratings............................................................ 9 ESD Caution.................................................................................. 9 Pin Configuration and Pin Function Descriptions.................... 10 Terminology .................................................................................... 11 Typical Performance Characteristics ........................................... 12 Circuit Information ........................................................................ 15 Converter Operation.................................................................. 15 Typical Connection Diagram ................................................... 16 Analog Input ............................................................................... 16 Internal Register Structure ............................................................ 18 Address Pointer Register ........................................................... 18 Configuration Register .............................................................. 19 Conversion Result Register ....................................................... 20 Limit Registers ............................................................................ 20 Alert Status Register................................................................... 21 Cycle Timer Register.................................................................. 22 Sample Delay and Bit Trial Delay............................................. 22 Serial Interface ................................................................................ 23 Serial Bus Address...................................................................... 23 Writing to the AD7993/AD7994 .................................................. 24 Writing to the Address Pointer Register for a Subsequent Read.............................................................................................. 24 Writing a Single Byte of Data to the Alert Status Register or Cycle Register.............................................................................. 24 Writing Two Bytes of Data to a Limit or Hysteresis Register ........................................................................................ 24 Reading Data from the AD7993/AD7994................................... 26 Alert/Busy Pin................................................................................. 27 SMBus Alert ................................................................................ 27 Busy .............................................................................................. 27 Placing the AD7993-1/AD7994-1 into High Speed Mode ... 27 The Address Select (AS) Pin ..................................................... 27 Modes of Operation ....................................................................... 28 Mode 1--Using the CONVST Pin ........................................... 28 Mode 2--Command Mode....................................................... 29 Mode 3--Automatic Cycle Interval Mode.............................. 30 Outline Dimensions ....................................................................... 31 Ordering Guide .......................................................................... 31 Related Parts in I2C-Compatible ADC Product Family........ 31
REVISION HISTORY
10/04--Revision 0: Initial Version
Rev. 0 | Page 2 of 32
AD7993/AD7994 AD7993 SPECIFICATIONS
Temperature range for B version is -40C to +125C. Unless otherwise noted, VDD = 2.7 V to 5.5 V; REFIN = 2.5 V; For the AD7993-0, all specifications apply for fSCL up to 400 kHz. For the AD7993-1, all specs apply for fSCL up to 3.4 MHz, unless otherwise noted. TA = TMIN to TMAX. Table 1.
Parameter DYNAMIC PERFORMANCE1 B Version Unit Test Conditions/Comments FIN = 10 kHz sine wave for fSCL from 1.7 MHz to 3.4 MHz FIN = 1 kHz sine wave for fSCL up to 400 kHz
Signal-to-Noise + Distortion (SINAD)2 Total Harmonic Distortion (THD) 2 Peak Harmonic or Spurious Noise (SFDR) 2 Intermodulation Distortion (IMD)2
61 -75 -76
dB min dB max dB max fa = 10.1 kHz, fb = 9.9 kHz for fSCL from 1.7 MHz to 3.4 MHz fa = 1.1 kHz, fb = 0.9 kHz for fSCL up to 400 kHz
Second-Order Terms Third-Order Terms Aperture Delay2 Aperture Jitter2 Channel-to-Channel Isolation2 Full-Power Bandwidth2 DC ACCURACY Resolution Integral Nonlinearity1, 2 Differential Nonlinearity1, 2 Offset Error2 Offset Error Match2 Gain Error2 Gain Error Match2 ANALOG INPUT Input Voltage Range DC Leakage Current Input Capacitance REFERENCE INPUT REFIN Input Voltage Range DC Leakage Current Input Impedance LOGIC INPUTS (SDA, SCL) Input High Voltage, VINH Input Low Voltage, VINL Input Leakage Current, IIN Input Capacitance, CIN 3 Input Hysteresis, VHYST
-86 -86 10 50 -90 11 2 10 0.5 0.5 1.5 2.5 0.5 1.5 0.5 0 to REFIN 1 30 1.2 to VDD 1 69 0.7 (VDD) 0.3 (VDD) 1 10 0.1(VDD)
dB typ dB typ ns max ps typ dB typ MHz typ MHz typ Bits LSB max LSB max LSB max LSB max LSB max LSB max LSB max V A max pF typ V min/V max A max k typ V min V max A max pF max V min
FIN = 108 Hz, see the Terminology section @ 3 dB @ 0.1 dB
Guaranteed no missed codes to 10 bits Mode 1 (CONVST Mode) Mode 2 (Command Mode)
During a conversion
VIN = 0 V or VDD
Rev. 0 | Page 3 of 32
AD7993/AD7994
Parameter LOGIC INPUTS (CONVST) Input High Voltage, VINH Input Low Voltage, VINL Input Leakage Current, IIN Input Capacitance, CIN3 LOGIC OUTPUTS (OPEN-DRAIN) Output Low Voltage, VOL Floating-State Leakage Current Floating-State Output Capacitance3 Output Coding CONVERSION RATE Conversion Time Throughput Rate Mode 1 (Reading after the Conversion) B Version 2.4 2.0 0.8 0.4 1 10 0.4 0.6 1 10 Unit V min V min V max V max A max pF max V max V max A max pF max Straight (Natural) Binary s typ kSPS typ kSPS typ kSPS typ kSPS typ kSPS typ kSPS typ V min/max A max mA max mA max mA max mA max mA max mA max mA typ mA max Digital inputs = 0 V or VDD VDD = 3.3 V/5.5 V VDD = 3.3 V/5.5 V, 400 kHz fSCL VDD = 3.3 V/5.5 V, 3.4 MHz fSCL VDD = 3.3 V/5.5 V, 400 kHz fSCL VDD = 3.3 V/5.5 V, 3.4 MHz fSCL VDD = 3.3 V/5.5 V, 400 kHz fSCL VDD = 3.3 V/5.5 V, 3.4 MHz fSCL Mode 1 VDD = 3.3 V/5.5 V, 3.4 MHz fSCL Mode 2 VDD = 3.3 V/5.5 V fSCL = 100 kHz fSCL = 400 kHz fSCL = 3.4 MHz fSCL = 100 kHz fSCL = 400 kHz fSCL = 3.4 MHz, 188 kSPS typ @ 5 V Test Conditions/Comments VDD = 5 V VDD = 3 V VDD = 5 V VDD = 3 V VIN = 0 V or VDD
ISINK = 3 mA ISINK = 6 mA
See Modes of Operation section 2 5 21 121 5.5 22 147 2.7/5.5 1/2 0.07/0.3 0.3/0.6 0.06/0.1 0.3/0.6 0.15/0.4 0.6/1.1 0.7/1.4 0.7/1.5
Mode 2
POWER REQUIREMENTS VDD IDD Power-Down Mode, Interface Inactive Power-Down Mode, Interface Active Operating, Interface Inactive Operating, Interface Active
Mode 3 (I2C Inactive, TCONVERT x 32) POWER DISSIPATION Fully Operational Operating, Interface Active
Power-Down, Interface Inactive
0.495/2.2 1.98/6.05 2.31/7.7 3.3/11
mW max mW max mW typ W max
VDD = 3.3 V/5.5 V, 400 kHz fSCL VDD = 3.3 V/5.5 V, 3.4 MHz fSCL Mode 1 VDD = 3.3 V/5.5 V, 3.4 MHz fSCL Mode 2 VDD = 3.3 V/5.5 V
1
Min/max ac dynamic performance, INL and DNL specifications are typical specifications when operating in Mode 2 with I2C high speed mode SCL frequencies. Specifications outlined for Mode 2 apply to Mode 3 also. Sample delay and bit trial delay enabled. 2 See the Terminology section. 3 Guaranteed by initial characterization.
Rev. 0 | Page 4 of 32
AD7993/AD7994 AD7994 SPECIFICATIONS
Temperature range for B version is -40C to +125C. Unless otherwise noted, VDD = 2.7 V to 5.5 V; REFIN = 2.5 V. For the AD7994-0, all specifications apply for fSCL up to 400 kHz. For the AD7994-1, all specs apply for fSCL up to 3.4 MHz, unless otherwise noted. TA = TMIN to TMAX. Table 2.
Parameter DYNAMIC PERFORMANCE1 B Version Unit Test Conditions/Comments FIN = 10 kHz sine wave for fSCL from 1.7 MHz to 3.4 MHz FIN = 1 kHz sine wave for fSCL up to 400 kHz
Signal-to-Noise + Distortion (SINAD)2 Signal-to-Noise Ratio (SNR)2 Total Harmonic Distortion (THD)2 Peak Harmonic or Spurious Noise (SFDR)2 Intermodulation Distortion (IMD)2
70.5 71 -78 -79
dB min dB min dB max dB max fa = 10.1 kHz, fb = 9.9 kHz for fSCL from 1.7 MHz to 3.4 MHz fa = 1.1 kHz, fb = 0.9 kHz for fSCL up to 400 kHz
Second-Order Terms Third-Order Terms Aperture Delay2 Aperture Jitter2 Channel-to-Channel Isolation2 Full-Power Bandwidth2 DC ACCURACY Resolution Integral Nonlinearity1, 2 Differential Nonlinearity1, 2 Offset Error2 Offset Error Match2 Gain Error2 Gain Error Match2 ANALOG INPUT Input Voltage Range DC Leakage Current Input Capacitance REFERENCE INPUT REFIN Input Voltage Range DC Leakage Current Input Impedance LOGIC INPUTS (SDA, SCL) Input High Voltage, VINH Input Low Voltage, VINL Input Leakage Current, IIN Input Capacitance, CIN 3 Input Hysteresis, VHYST
-90 -90 10 50 -90 11 2 12 1 0.2 +1/-0.9 0.2 4 6 1 2 1 0 to REFIN 1 30 1.2 to VDD 1 69 0.7 (VDD) 0.3 (VDD) 1 10 0.1 (VDD)
dB typ dB typ ns max ps typ dB typ MHz typ MHz typ Bits LSB max LSB typ LSB max LSB typ LSB max LSB max LSB max LSB max LSB max V A max pF typ V min/V max A max k typ V min V max A max pF max V min
FIN = 108 Hz, see the Terminology section @ 3 dB @ 0.1 dB
Guaranteed no missed codes to 12 bits Mode 1 (CONVST Mode) Mode 2 (Command Mode)
During a converison
VIN = 0 V or VDD
Rev. 0 | Page 5 of 32
AD7993/AD7994
Parameter LOGIC INPUTS (CONVST) Input High Voltage, VINH Input Low Voltage, VINL Input Leakage Current, IIN Input Capacitance, CIN3 LOGIC OUTPUTS (OPEN-DRAIN) Output Low Voltage, VOL Floating-State Leakage Current Floating-State Output Capacitance3 Output Coding CONVERSION RATE Conversion Time Throughput Rate Mode 1 (Reading after the Conversion) B Version 2.4 2.0 0.8 0.4 1 10 Unit V min V min V max V max A max pF max Test Conditions/Comments VDD = 5 V VDD = 3 V VDD = 5 V VDD = 3 V VIN = 0 V or VDD
0.4 V max 0.6 V max 1 A max 10 pF max Straight (Natural) Binary 2 5 21 121 5.5 22 147 2.7/5.5 1/2 0.07/0.3 0.3/0.6 0.06/0.1 0.3/0.6 0.15/0.4 0.6/1.1 0.7/1.4 0.7/1.5 s typ kSPS typ kSPS typ kSPS typ kSPS typ kSPS typ kSPS typ V min/max A max mA max mA max mA max mA max mA max mA max mA typ mA max
ISINK = 3 mA ISINK = 6 mA
See the Serial Interface section
Mode 2
fSCL = 100 kHz fSCL = 400 kHz fSCL = 3.4 MHz fSCL = 100 kHz fSCL = 400 kHz fSCL = 3.4 MHz , 188 kSPS typ @ 5 V
POWER REQUIREMENTS VDD IDD Power-Down Mode, Interface Inactive Power-Down Mode, Interface Active Operating, Interface Inactive Operating, Interface Active
Mode 3 (I2C Inactive, TCONVERT x 32) POWER DISSIPATION Fully Operational Operating, Interface Active
Digital inputs = 0 V or VDD VDD = 3.3 V/5.5 V VDD = 3.3 V/5.5 V, 400 kHz fSCL VDD = 3.3 V/5.5 V, 3.4 MHz fSCL VDD = 3.3 V/5.5 V, 400 kHz fSCL VDD = 3.3 V/5.5 V, 3.4 MHz fSCL VDD = 3.3 V/5.5 V, 400 kHz fSCL VDD = 3.3 V/5.5 V, 3.4 MHz fSCL Mode 1 VDD = 3.3 V/5.5 V, 3.4 MHz fSCL Mode 2 VDD = 3.3 V/5.5 V
Power-Down, Interface Inactive
0.495/2.2 1.98/6.05 2.31/7.7 3.3/11
mW max mW max mW typ W max
VDD = 3.3 V/5.5 V, 400 kHz fSCL VDD = 3.3 V/5.5 V, 3.4 MHz fSCL Mode 1 VDD = 3.3 V/5.5 V, 3.4 MHz fSCL Mode 2 VDD = 3.3 V/5.5 V
Min/max AC dynamic performance, INL and DNL specifications are typical specifications when operating in Mode 2 with I2C high speed mode SCL frequencies. Specifications outlined for Mode 2 apply to Mode 3 also. Sample delay and bit trial delay enabled. 2 See the Terminology section. 3 Guaranteed by initial characterization.
1
Rev. 0 | Page 6 of 32
AD7993/AD7994 I2C TIMING SPECIFICATIONS
Guaranteed by initial characterization. All values measured with input filtering enabled. CB refers to capacitive load on the bus line. tr and tf measured between 0.3 VDD and 0.7 VDD. High speed mode timing specifications apply to the AD7993-1/AD7994-1 only. Standard and fast mode timing specifications apply to both the AD7993-0/AD7994-0 and the AD7993-1/AD7994-1. See Figure 2. Unless otherwise noted, VDD = 2.7 V to 5.5 V; REFIN = 2.5 V; TA =TMIN to TMAX. Table 3.
AD7993/AD7994 Limit at TMIN, TMAX Max Unit 100 kHz 400 kHz 3.4 1.7 4 0.6 60 120 4.7 1.3 160 320 250 100 10 0 0 0 0 4.7 0.6 160 4 0.6 160 4.7 1.3 4 0.6 160 20 + 0.1 CB 10 20 1000 300 80 160 MHz MHz s s ns ns s s ns ns ns ns ns s s ns ns s s ns s s ns s s s s ns ns ns ns ns
Parameter fSCL
t1
t2
t3
t41
t5
t6
t7
Conditions Standard mode Fast mode High speed mode CB = 100 pF max CB = 400 pF max Standard mode Fast mode High speed mode CB = 100 pF max CB = 400 pF max Standard mode Fast mode High speed mode CB = 100 pF max CB = 400 pF max Standard mode Fast mode High speed mode Standard mode Fast mode High speed mode CB = 100 pF max CB = 400 pF max Standard mode Fast mode High speed mode Standard mode Fast mode High speed mode Standard mode Fast mode Standard mode Fast mode High speed mode Standard mode Fast mode High speed mode CB = 100 pF max CB = 400 pF max
Min
Description Serial clock frequency
tHIGH, SCL high time
tLOW, SCL low time
tSU;DAT, data setup time
3.45 0.9 702 150
tHD;DAT, data hold time
tSU;STA, setup time for a repeated start condition
tHD;STA, hold time (repeated) start condition
tBUF, bus free time between a stop and a start condition tSU;STO, setup time for stop condition
t8
t9
tRDA, rise time of SDA signal
Rev. 0 | Page 7 of 32
AD7993/AD7994
AD7993/AD7994 Limit at TMIN, TMAX Min Max Unit 300 ns 20 + 0.1 CB 300 ns 10 20 20 + 0.1 CB 10 20 80 160 1000 300 40 80 1000 300 80 160 300 300 40 80 50 10 ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns typ s
Parameter t10
t11
t11A
Conditions Standard mode Fast mode High speed mode CB = 100 pF max CB = 400 pF max Standard mode Fast mode High speed mode CB = 100 pF max CB = 400 pF max Standard mode Fast mode High speed mode CB = 100 pF max CB = 400 pF max Standard mode Fast mode High speed mode CB = 100 pF max CB = 400 pF max Fast mode High speed mode
Description tFDA, fall time of SDA signal
tRCL, rise time of SCL signal
tRCL1, rise time of SCL signal after a repeated start condition and after an acknowledge bit
20 + 0.1 CB 10 20 20 + 0.1 CB 10 20 0 0 1
t12
tFCL, fall time of SCL signal
tSP2 tPOWER-UP
Pulse width of suppressed spike Power-up time
1 2
A device must provide a data hold time for SDA in order to bridge the undefined region of the SCL falling edge. For 3 V supplies, the maximum hold time with CB = 100 pF max is 100 ns max.
t11 t2
t12
t6
SCL t6 t4 t1 t10 SDA t7 P S S P
03472-0-002
t3
t5
t8 t9
S = START CONDITION P = STOP CONDITION
Figure 2. Two-Wire Serial Interface Timing Diagram
Rev. 0 | Page 8 of 32
AD7993/AD7994 ABSOLUTE MAXIMUM RATINGS
TA = 25C, unless otherwise noted. Table 4.
Parameter VDD to GND Analog Input Voltage to GND Reference Input Voltage to GND Digital Input Voltage to GND Digital Output Voltage to GND Input Current to Any Pin Except Supplies1 Operating Temperature Range Commercial (B Version) Storage Temperature Range Junction Temperature 20-Lead TSSOP JA Thermal Impedance JC Thermal Impedance Pb/SN Temperature, Soldering Reflow (10 s to 30 s) Pb-Free Temperature, Soldering Reflow ESD Rating -0.3 V to 7 V -0.3 V to VDD + 0.3 V -0.3 V to VDD + 0.3 V -0.3 V to +7 V -0.3 V to VDD + 0.3 V 10 mA -40C to +125C -65C to +150 150C 150.4C/W 27.6C/W 240(+0/-5)C 260(+0)C 1.5 kV
Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
1
Transient currents of up to 100 mA do not cause SCR latch-up.
ESD CAUTION
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.
Rev. 0 | Page 9 of 32
AD7993/AD7994 PIN CONFIGURATION AND PIN FUNCTION DESCRIPTIONS
AGND AGND AGND AGND VDD REFIN VIN1 VIN3
1 2 3 4 16
AGND SCL
SDA 13 ALERT/BUSY TOP VIEW 5 (Not to Scale) 12 CONVST
14 6 7 8 11 10 9
AD7993/ AD7994
15
AS VIN2 VIN4
03472-0-003
Figure 3. 16-Lead TSSOP Pin Configuration
Table 5. Pin Function Descriptions
Pin No. 1, 2, 3, 4, 16 5 6 Mnemonic AGND VDD REFIN Function Analog Ground. Ground reference point for all circuitry on the AD7993/AD7994. All analog input signals should be referred to this AGND voltage. Power Supply Input. The VDD range for the AD7993/AD7994 is from 2.7 V to 5.5 V. Voltage Reference Input. The external reference for the AD7993/AD7994 should be applied to this input pin. The voltage range for the external reference is 1.2 V to VDD. A 0.1 F and 1 F capacitor should be placed between REFIN and AGND. See Figure 22. Analog Input 1. Single-ended analog input channel. The input range is 0 V to REFIN. Analog Input 3. Single-ended analog input channel. The input range is 0 V to REFIN. Analog Input 4. Single-ended analog input channel. The input range is 0 V to REFIN. Analog Input 2. Single-ended analog input channel. The input range is 0 V to REFIN. Logic Input. Address select input that selects one of three I2C addresses for the AD7993/AD7994, as shown in Table 6. The device address depends on the voltage applied to this pin. Logic Input Signal/Convert Start Signal. This is an edge-triggered logic input. The rising edge of this signal powers up the part. The power-up time for the part is 1 s. The falling edge of CONVST places the track/hold into hold mode and initiates a conversion. A power-up time of at least 1 s must be allowed for the CONVST high pulse; otherwise, the conversion result is invalid (see the Modes of Operation section). Digital Output, Selectable as an ALERT or BUSY Output Function. When configured as an ALERT, this pin acts as an out-of-range indicator and, if enabled, becomes active when the conversion result violates the DATAHIGH or DATALOW register values. See the Limit Registers section. When configured as a BUSY output, this pin becomes active when a conversion is in progress. Open-drain output. Digital I/O. Serial bus bidirectional data. Open-drain output. External pull-up resistor required. Digital Input. Serial bus clock. External pull-up resistor required.
7 8 9 10 11 12
VIN1 VIN3 VIN4 VIN2 AS CONVST
13
ALERT/BUSY
14 15
SDA SCL
Table 6. I2C Address Selection
Part Number AD7993-0 AD7993-0 AD7993-1 AD7993-1 AD7993-X1 AD7994-0 AD7994-0 AD7994-1 AD7994-1 AD7994-x1 AS Pin GND VDD GND VDD Float GND VDD GND VDD Float I2C Address 010 0001 010 0010 010 0011 010 0100 010 0000 010 0001 010 0010 010 0011 010 0100 010 0000
1
If the AS pin is left floating on any of the AD7993/AD7994 parts, the device address is 010 0000.
Rev. 0 | Page 10 of 32
AD7993/AD7994 TERMINOLOGY
Signal-to-Noise and Distortion Ratio (SINAD) The measured ratio of signal-to-noise and distortion at the output of the A/D converter. The signal is the rms amplitude of the fundamental. Noise is the sum of all nonfundamental signals up to half the sampling frequency (fS/2), excluding dc. The ratio is dependent on the number of quantization levels in the digitization process; the more levels, the smaller the quantization noise. The theoretical signal-to-noise and distortion ratio for an ideal N-bit converter with a sine wave input is given by Signal-to-(Noise + Distortion) = (6.02 N + 1.76) dB Thus, the SINAD is 61.96 dB for a 10-bit converter and 74 dB for a 12-bit converter. Total Harmonic Distortion (THD) The ratio of the rms sum of harmonics to the fundamental. For the AD7993/AD7994, it is defined as Channel-to-Channel Isolation A measure of the level of crosstalk between channels, taken by applying a full-scale sine wave signal to the unselected input channels, and determining how much the 108 Hz signal is attenuated in the selected channel. The sine wave signal applied to the unselected channels is then varied from 1 kHz up to 2 MHz, each time determining how much the 108 Hz signal in the selected channel is attenuated. This figure represents the worst-case level across all channels. Aperture Delay The measured interval between the sampling clock's leading edge and the point at which the ADC takes the sample. Aperture Jitter The sample-to-sample variation in the effective point in time at which the sample is taken. Full-Power Bandwidth The input frequency at which the amplitude of the reconstructed fundamental is reduced by 0.1 dB or 3 dB for a full-scale input. Power Supply Rejection Ratio (PSRR) The ratio of the power in the ADC output at the full-scale frequency, f, to the power of a 200 mV p-p sine wave applied to the ADC VDD supply of frequency fS: PSRR (dB) = 10 log (Pf/PfS) where Pf is the power at frequency f in the ADC output; PfS is the power at frequency fS coupled onto the ADC VDD supply. Integral Nonlinearity The maximum deviation from a straight line passing through the endpoints of the ADC transfer function. The endpoints are zero scale, a point 1 LSB below the first code transition, and full scale, a point 1 LSB above the last code transition. Differential Nonlinearity The difference between the measured and the ideal 1 LSB change between any two adjacent codes in the ADC. Offset Error The deviation of the first code transition (00...000) to (00...001) from the ideal--that is, AGND + 1 LSB. Offset Error Match The difference in offset error between any two channels. Gain Error The deviation of the last code transition (111...110) to (111...111) from the ideal (that is, REFIN - 1 LSB) after the offset error has been adjusted out. Gain Error Match The difference in gain error between any two channels.
V2 2 + V3 2 + V4 2 + V5 2 + V6 2 THD (dB) = 20 log V1
where V1 is the rms amplitude of the fundamental and V2, V3, V4, V5, and V6 are the rms amplitudes of the second through sixth harmonics. Peak Harmonic or Spurious Noise The ratio of the rms value of the next largest component in the ADC output spectrum (up to fS/2 and excluding dc) to the rms value of the fundamental. Typically, the value of this specification is determined by the largest harmonic in the spectrum, but for ADCs where the harmonics are buried in the noise floor, it is a noise peak. Intermodulation Distortion With inputs consisting of sine waves at two frequencies, fa and fb, any active device with nonlinearities creates distortion products at sum and difference frequencies of mfa nfb, where m, n = 0, 1, 2, 3, and so on. Intermodulation distortion terms are those for which neither m nor n equal zero. For example, second-order terms include (fa + fb) and (fa - fb), while third-order terms include (2fa + fb), (2fa - fb), (fa + 2fb) and (fa - 2fb). The AD7993/AD7994 is tested using the CCIF standard where two input frequencies near the top end of the input bandwidth are used. In this case, the second-order terms are usually distanced in frequency from the original sine waves while the third-order terms are usually at a frequency close to the input frequencies. As a result, the second and third-order terms are specified separately. The calculation of intermodulation distortion is, like the THD specification, the ratio of the rms sum of the individual distortion products to the rms amplitude of the sum of the fundamentals, expressed in dB.
Rev. 0 | Page 11 of 32
AD7993/AD7994 TYPICAL PERFORMANCE CHARACTERISTICS
0 FS = 121kSPS FSCL = 3.4MHz FIN = 10kHz SNR = 71.84dB SINAD = 71.68dB THD = 86.18dB SFDR = -88.70dB
75 70 65 VDD = 4.5V VDD = 3V 60 55 VDD = 2.7V 50 45 40 1 10 FREQUENCY (kHz) 100 1000 VDD = 3.3V VDD = 5.5V VDD = 5V
-20
-40
SINAD (dB)
-60
-80
-100
0
20 FREQUENCY (kHz)
40
60
Figure 4. AD7994 Dynamic Performance with 5 V Supply and 2.5 V Reference, 121 kSPS, Mode 1
FS = 121kSPS FSCL = 3.4MHz FIN = 10kHz SINAD = 61.63dB THD = 91.82dB SFDR = -94.95dB 1.0 0.8 0.6 0.4
03473-0-004
Figure 7. AD7994 SINAD vs. Analog Input Frequency for Various Supply Voltages, 3.4 MHz fSCL, 136 kSPS
-10
-30
INL ERROR (LSB)
SINAD (dB)
0.2 0 -0.2 -0.4
-50
-70
-90
-0.6 -0.8
03473-0-005
0
10
20
30
40
50
60
0
500
1000
1500
2000 CODE
2500
3000
3500
4000
FREQUENCY (kHz)
Figure 5. AD7993 Dynamic Performance with 5 V Supply and 2.5 V Reference, 121 kSPS, Mode 1
100 VDD = 5V 90 VDD = 3V 80 70 60 50 40 30 20 10 VDD = 3V/5V 200mV p-p SINE WAVE ON VDD 2nF CAPACITOR ON VDD
03473-0-006
Figure 8. AD7994 Typical INL, VDD = 5.5 V, Mode 1, 3.4 MHz fSCL, 121 kSPS
1.0 0.8 0.6
DNL ERROR (LSB)
0.4 0.2 0 -0.2 -0.4 -0.6 -0.8 0 500 1000 1500 2000 CODE 2500 3000 3500 4000
03473-0-009
PSRR (dB)
100 SUPPLY RIPPLE FREQUENCY (kHz)
1000
-1.0
Figure 6. PSRR vs. Supply Ripple Frequency
Figure 9. AD7994 Typical DNL, VDD = 5.5 V, Mode 1, 3.4 MHz fSCL, 121 kSPS
Rev. 0 | Page 12 of 32
03473-0-008
-110
-1.0
03473-0-007
-120
SINAD (dB)
AD7993/AD7994
1.0 0.8 0.6 0.4
1.0 0.8 0.6
DNL ERROR (LSB)
INL ERROR (LSB)
0.4 0.2 0 -0.2 -0.4 -0.6 -0.8
POSITIVE DNL
0.2 0 -0.2 -0.4 -0.6 -0.8
03473-0-010
NEGATIVE DNL
0
500
1000
1500
2000 CODE
2500
3000
3500
4000
1.7
2.2
2.7
3.2
3.7
4.2
4.7
REFERENCE VOLTAGE (V)
Figure 10. Typical INL, VDD = 2.7 V, Mode 1, 3.4 MHz fSCL, 121 kSPS
1.0 0.8
Figure 13. AD7994 Change in DNL vs. Reference Voltage VDD = 5 V, Mode 1, 121 kSPS
0.0007
0.0006
0.6
SUPPLY CURRENT (mA)
DNL ERROR (LSB)
0.4 0.2 0 -0.2 -0.4 -0.6 -0.8
03473-0-011
0.0005 -40C 0.0004 +25C 0.0003 +85C 0.0002
0.0001
0
500
1000
1500
2000 CODE
2500
3000
3500
4000
3.2
3.7
4.2
4.7
5.2
SUPPLY VOLTAGE (V)
Figure 11. AD7994 Typical DNL, VDD = 2.7 V, Mode 1, 3.4 MHz fSCL, 121 kSPS
Figure 14. AD7994 Shutdown Current vs. Supply Voltage, -40C, +25C, and +85C
2.0 1.8 1.6
SUPPLY CURRENT (mA)
1.0 0.8 0.6 0.4
INL ERROR (LSB)
POSITIVE INL
1.4 1.2 1.0 0.8 0.6 0.4 0.2 MODE 1 VDD = 3V 600 1100 1600 2100 2600 3100
03473-0-015
0.2 0 -0.2 -0.4 -0.6 -0.8
03473-0-012
MODE 2 VDD = 5V MODE 2 VDD = 3V MODE 1 VDD = 5V
NEGATIVE INL
-1.0 1.2
1.7
2.2
2.7
3.2
3.7
4.2
4.7
0 100
REFERENCE VOLTAGE (V)
SCL FREQUENCY (kHz)
Figure 12. AD7994 Change in INL vs. Reference Voltage VDD = 5 V, Mode 1, 121 kSPS
Figure 15. AD7994 Average Supply Current vs. I2C Bus Rate for VDD = 3 V and 5 V
Rev. 0 | Page 13 of 32
03472-0-014
-1.0
0 2.7
03473-0-013
-1.0
-1.0 1.2
AD7993/AD7994
2.0 1.8 1.6
SUPPLY CURRENT (mA)
12.0 74 ENOB VDD = 5V 11.8 11.6 11.4 11.2 SINAD VDD = 3V 11.0 70 10.8 71 ENOB VDD = 3V SINAD VDD = 5V 72 73
1.4 1.2 1.0
TEMPERATURE = +85C TEMPERATURE = +25C TEMPERATURE = -40C TEMPERATURE = +85C TEMPERATURE = +25C TEMPERATURE = -40C
MODE 2 - 147kSPS
ENOB (BITS)
MODE 1 - 121kSPS 0.8 0.6 0.4 0.2
03473-0-016
69 10.6
03473-0-017
0 2.7
10.4 1.200 2.048 2.500 2.700 3.000 3.300 4.096 4.500 5.000 REFERENCE VOLTAGE (V)
68
3.2
3.7
4.2
4.7
5.2
SUPPLY VOLTAGE (V)
Figure 16. AD7994 Average Supply Current vs. Supply Voltage for Various Temperatures
Figure 17. AD7994 SINAD/ENOB vs. Reference Voltage, Mode 1, 121 kSPS
Rev. 0 | Page 14 of 32
SINAD (dB)
AD7993/AD7994 CIRCUIT INFORMATION
The AD7993/AD7994 are low power, 10- and 12-bit, singlesupply, 4-channel A/D converters, respectively. The parts can be operated from a 2.7 V to 5.5 V supply. The AD7993/AD7994 provide the user with a 4-channel multiplexer, an on-chip track-and-hold, an A/D converter, an on-chip oscillator, internal data registers, and an I2C-compatible serial interface, all housed in a 16-lead TSSOP package that offers the user considerable space-saving advantages over alternative solutions. The AD7993/AD7994 require an external reference in the range of 1.2 V to VDD. The AD7993/AD7994 normally remain in a power-down state while not converting. When supplies are first applied, the parts come up in a power-down state. Power-up is initiated prior to a conversion, and the device returns to shutdown upon completion of the conversion. Conversions can be initiated on the AD7993/AD7994 by pulsing the CONVST signal, using an automatic cycle interval mode, or using a command mode where wake-up and a conversion occurs during a write address function (see the Modes of Operation section). When the conversion is complete, the AD7993/AD7994 again enter shutdown mode. This automatic shut-down feature allows power saving between conversions. Any read or write operations across the I2C interface can occur while the devices are in shutdown. When the ADC starts a conversion, as shown in Figure 19, SW2 opens and SW1 moves to Position B, causing the comparator to become unbalanced. The input is disconnected once the conversion begins. The control logic and the capacitive DAC are used to add and subtract fixed amounts of charge from the sampling capacitor to bring the comparator back into a balanced condition. When the comparator is rebalanced, the conversion is complete. The control logic generates the ADC output code. Figure 20 shows the ADC transfer function.
CAPACITIVE DAC
A VIN SW1 B SW2 AGND
CONTROL LOGIC COMPARATOR
03472-0-019
03472-0-020
Figure 19. ADC Conversion Phase
ADC Transfer Function
The output coding of the AD7993/AD7994 is straight binary. The designed code transitions occur at successive integer LSB values--that is, 1 LSB, 2 LSB, and so on. The LSB size is REFIN/1024 for the AD7993 and REFIN/4096 for the AD7994. Figure 20 shows the ideal transfer characteristic for the AD7993/AD7994.
CONVERTER OPERATION
The AD7993/AD7994 are successive approximation analog-todigital converters based around a capacitive DAC. Figure 18 and Figure 19 show simplified schematics of an ADC during the acquisition and conversion phase, respectively. Figure 18 shows an ADC during the acquisition phase. SW2 is closed and SW1 is in Position A. The comparator is held in a balanced condition and the sampling capacitor acquires the signal on VINx.
CAPACITIVE DAC
111...111 111...110
ADC CODE
111...000 011...111 AD7993 1LSB = REFIN/1024 AD7994 1LSB = REFIN/4096 AGND + 1LSB +REFIN - 1LSB
000...010 000...001 000...000
A VIN SW1 B SW2 AGND
CONTROL LOGIC COMPARATOR
03472-0-018
ANALOG INPUT 0V TO REFIN
Figure 20. AD7993/AD7994 Transfer Characteristic
Figure 18. ADC Acquisition Phase
Rev. 0 | Page 15 of 32
AD7993/AD7994
TYPICAL CONNECTION DIAGRAM
Figure 22 shows the typical connection diagram for the AD7993/ AD7994. In Figure 22 the address select pin (AS) is tied to VDD; however, AS can also be tied to AGND or left floating, allowing the user to select up to five AD7993/AD7994 devices on the same serial bus. An external reference must be applied to the AD7993/AD7994. This reference can be in the range of 1.2 V to VDD. A precision reference like the REF 19x family, AD780, ADR03, or ADR381 can be used to supply the reference voltage to the ADC. SDA and SCL form the 2-wire I C/SMBus-compatible interface. External pull-up resisters are required for both SDA and SCL lines. The AD7993-0/AD7994-0 support standard and fast I2C interface modes. The AD7993-1/AD7994-1 support standard, fast, and high speed I2C interface modes. Therefore, if operating the AD7993/AD7994 in either standard or fast mode, up to five AD7993/AD7994 devices can be connected to the bus as noted: 3 x AD7993-0/AD7994-0 and 2 x AD7993-1/ AD7994-1 or 3 x AD7993-1/AD7994-1 and 2 x AD7994-0/AD7993-0 In high speed mode, up to three AD7993-1/AD7994-1 devices can be connected to the bus. Wake-up from shutdown prior to a conversion is approximately 1 s, and conversion time is approximately 2 s. The AD7993/ AD7994 enter shutdown mode again after each conversion, which is useful in applications where power consumption is a concern.
VIN C1 4pF D2 CONVERSION PHASE--SWITCH OPEN TRACK PHASE--SWITCH CLOSED
2
ANALOG INPUT
Figure 21 shows an equivalent circuit of the AD7993/AD7994's analog input structure. The two diodes, D1 and D2, provide ESD protection for the analog inputs. Care must be taken to ensure that the analog input signal does not exceed the supply rails by more than 300 mV. This causes these diodes to become forward biased and start conducting current into the substrate. These diodes can conduct a maximum current of 10 mA without causing irreversible damage to the part.
VDD
D1 R1 C2 30pF
03472-0-022
Figure 21. Equivalent Analog Input Circuit
Capacitor C1 in Figure 21 is typically about 4 pF and primarily can be attributed to pin capacitance. Resistor R1 is a lumped component made up of the on resistance (RON) of a switch (track-and-hold switch), and also includes the RON of the input multiplexer. The total resistor is typically about 400 . C2, the ADC sampling capacitor, has a typical capacitance of 30 pF.
5V SUPPLY 10F 0.1F RP VIN1 0V to REFIN INPUT VIN4 VDD SDA SCL ALERT CONVST
03472-0-021
RP
RP
2-WIRE SERIAL INTERFACE
AD7993/ AD7994
C/P
REF 19x 0.1F 1F
REFIN
GND
AS
VDD
Figure 22. AD7993/AD7994 Typical Connection Diagram
Rev. 0 | Page 16 of 32
AD7993/AD7994
For ac applications, removing high frequency components from the analog input signal is recommended by use of an RC bandpass filter on the relevant analog input pin. In applications where harmonic distortion and signal-to-noise ratio are critical, the analog input should be driven from a low impedance source. Large source impedances significantly affect the ac performance of the ADC. This may necessitate the use of an input buffer amplifier. The choice of the op amp is a function of the particular application. When no amplifier is used to drive the analog input, the source impedance should be limited to low values. The maximum source impedance depends on the amount of total harmonic distortion (THD) that can be tolerated. THD increases as the source impedance increases, and performance degrades. Figure 23 shows the THD vs. the analog input signal frequency when using supply voltages of 3 V 10% and 5 V 10%. Figure 24 shows the THD vs. the analog input signal frequency for different source impedances.
-40 -50
-60
THD (dB)
VDD = 3V
-70 VDD = 2.7V -80 VDD = 4.5V
VDD = 3.3V
VDD = 5.5V -90 VDD = 5V
100 INPUT FREQUENCY (kHz)
1000
Figure 23. THD vs. Analog Input Frequency for Various Supply Voltages, FS = 136 kSPS, Mode 1
-40
VDD = 5V
-50 RIN = 1000 -60
THD (dB)
-70 RIN = 100 -80 RIN = 50 -90 RIN = 10
100 INPUT FREQUENCY (kHz)
1000
Figure 24. THD vs. Analog Input Frequency for Various Source Impedances for VDD = 5 V, 136 kSPS, Mode 1
Rev. 0 | Page 17 of 32
03472-0-024
-100 10
03472-0-023
-100 10
AD7993/AD7994 INTERNAL REGISTER STRUCTURE
The AD7993/AD7994 contain 17 internal registers (see Figure 25) that are used to store conversion results, high and low conversion limits, and information to configure and control the device. Sixteen are data registers and one is an address pointer register. Each data register has an address that the address pointer register points to when communicating with it. The conversion result register is the only data register that is read only.
CONVERSION RESULT REGISTER ALERT STATUS REGISTER CONFIGURATION REGISTER CYCLE TIMER REGISTER DATALOW REGISTER CH1 DATAHIGH REGISTER CH1 HYSTERESIS REGISTER CH1 ADDRESS POINTER REGISTER DATALOW REGISTER CH2 DATAHIGH REGISTER CH2 HYSTERESIS REGISTER CH2 DATALOW REGISTER CH3 DATAHIGH REGISTER CH3 HYSTERESIS REGISTER CH3 DATALOW REGISTER CH4 DATAHIGH REGISTER CH4 HYSTERESIS REGISTER CH4
03472-0-025
ADDRESS POINTER REGISTER
Because it is the register to which the first data byte of every write operation is written automatically, the address pointer register does not have and does not require an address. The address pointer register is an 8-bit register in which the 4 LSBs are used as pointer bits to store an address that points to one of the AD7993/AD7994's data registers. The 4 MSBs are used as command bits when operating in Mode 2 (see the Modes of Operation section). The first byte following each write address is the address of one of the data registers, which is stored in the address pointer register and selects the data register to which subsequent data bytes are written. Only the 4 LSBs of this register are used to select a data register. On power-up, the address pointer register contains all 0s, pointing to the conversion result register. Table 7. Address Pointer Register
C4 0 C3 0 C2 0 C1 0 P3 P2 P1 Register Select P0
D A T A
Table 8. AD7993/AD7994 Register Addresses
P3 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1
SDA
P2 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1
P1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1
P0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1
Registers Conversion Result Register (Read) Alert Status Register (Read/Write) Configuration Register (Read/Write) Cycle Timer Register (Read/Write) DATALOW Reg CH1 (Read/Write) DATAHIGH Reg CH1 (Read/Write) Hysteresis Reg CH1 (Read/Write) DATALOW Reg CH2 (Read/Write) DATAHIGH Reg CH2 (Read/Write) Hysteresis Reg CH2 (Read/Write) DATALOW Reg CH3 (Read/Write) DATAHIGH Reg CH3 (Read/Write) Hysteresis Reg CH3 (Read/Write) DATALOW Reg CH4 (Read/Write) DATAHIGH Reg CH4 (Read/Write) Hysteresis Reg CH4 (Read/Write)
SERIAL BUS INTERFACE
SCL
Figure 25. AD7993/AD7994 Register Structure
Rev. 0 | Page 18 of 32
AD7993/AD7994
CONFIGURATION REGISTER
The configuration register is an 8-bit read/write register that is used to set the operating modes of the AD7993/AD7994. The bit functions are outlined in Table 9. A single-byte write is necessary when writing to the configuration register. Table 9. Configuration Register Bit Function Descriptions and Default Settings at Power-Up
D7 CH4 0 D6 CH3 0 D5 CH2 0 D4 CH1 0 D3 FLTR 1 D2 ALERT EN 0 D1 BUSY/ALERT 0 D0 ALERT/BUSY POLARITY 0
Table 10. Bit Function Descriptions
Bit D7 to D4 Mnemonic CH4 to CH1 Comment These 4-channel address bits select the analog input channel(s) to be converted. A 1 in any of Bits D7 to D4 selects a channel for conversion. If more than one channel bit is set to 1, the AD7993/AD7994 sequence through the selected channels, starting with the lowest channel. All unused channels should be set to 0. Table 11 shows how these 4-channel address bits are decoded. Prior to initiating a conversion, the channel(s) must be selected in the configuration register. The value written to this bit of the control register determines whether the filtering on SDA and SCL is enabled or is to be bypassed. If this bit is a 1, then the filtering is enabled; if it is a 0, the filtering is bypassed. The hardware ALERT function is enabled if this bit is set to 1 and disabled if this bit is set to 0. This bit is used in conjunction with the BUSY/ALERT bit to determine if the ALERT/BUSY pin act as an ALERT or a BUSY output (see Table 12). This bit is used in conjunction with the ALERT EN bit to determine if the ALERT/BUSY output, Pin 13, acts as an ALERT or BUSY output (see Table 12), and if Pin 13 is configured as an ALERT output pin, if it is to be reset. This bit determines the active polarity of the ALERT/BUSY pin regardless of whether it is configured as an ALERT or BUSY output. It is active low if this bit is set to 0, and active high if it is set to 1.
D3 D2
FLTR ALERT EN
D1 D0
BUSY/ALERT BUSY/ALERT POLARITY
Table 11. Channel Selection
D7 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 D6 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 D5 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 D4 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 Analog Input Channel No channel selected; see address pointer byte, Mode 2. Convert on VIN1. Convert on VIN2. Sequence between VIN1 and VIN2. Convert on VIN3. Sequence between VIN1 and VIN3. Sequence between VIN2 and VIN3. Sequence between VIN1, VIN2, and VIN3. Convert on VIN4. Sequence between VIN1 and VIN4. Sequence between VIN2 and VIN4. Sequence between VIN1, VIN2, and VIN4. Sequence between VIN3 and VIN4. Sequence between VIN1, VIN3, and VIN4. Sequence between VIN2, VIN3, and VIN4. Sequence between VIN1, VIN2, VIN3, and VIN4. Comments
The AD7993/AD7994 convert on the selected channel in the sequence in ascending order, starting with the lowest channel in the sequence.
Table 12. Alert/Busy Function
D2 0 0 1 1 D1 0 1 0 1 ALERT/BUSY Pin Configuration Pin does not provide any interrupt signal. Pin configured as a busy output. Pin configured as an alert output. Resets the ALERT output pin, the Alert_Flag bit in the conversion result register, and the entire alert status register (if any is active). If 1/1 is written to Bits D2/D1 in the configuration register to reset the ALERT pin, the Alert_Flag bit, and the alert status register, the contents of the configuration register read 1/0 for D2/D1, respectively, if read back.
Rev. 0 | Page 19 of 32
AD7993/AD7994
CONVERSION RESULT REGISTER
The conversion result register is a 16-bit read-only register that stores the conversion result from the ADC in straight binary format. A 2-byte read is necessary to read data from this register. Table 13 shows the contents of the first byte to be read from the AD7993/AD7994 and Table 14 shows the contents of the second byte to be read. Table 13. Conversion Value Register (First Read)
D15 Alert_Flag D14 Zero D13 CHID1 D12 CHID0 D11 MSB D10 B10 D9 B9 D8 B8
DATAHIGH Register CH1/CH2/CH3/CH4
The DATAHIGH registers for each channel are 16-bit read/write registers; only the 12 LSBs of each register are used. This register stores the upper limit that activates the alert output and/or the Alert_Flag bit in the conversion result register. If the value in the conversion result register for a channel is greater than the value in the DATAHIGH register for that channel, an alert occurs. When the conversion result returns to a value at least N LSB below the DATAHIGH register value, the ALERT output pin and Alert_Flag bit are reset. The value of N is taken from the hysteresis register associated with that channel. The ALERT pin can also be reset by writing to Bits D2 and D1 in the configuration register. For the AD7993, D1 and D0 of the DATAHIGH register should contain 0s. Table 16. DATAHIGH Register (First Read/Write)
D15 0 D14 0 D13 0 D12 0 D11 B11 D10 B10 D9 B9 D8 B8
Table 14. Conversion Value Register (Second Read)
D7 B7 D6 B6 D5 B5 D4 B4 D3 B3 D2 B2 D1 B1/0 D0 B0/0
The conversion result of the AD7993/AD7994 consists of an Alert_Flag bit, a zero bit, two channel identifier bits, and the 10- and 12-bit data result. For the AD7993, the 2 LSB (D1 and D0) of the second read contain two trailing 0s. The Alert_Flag bit indicates whether the conversion result being read or any other channel result has violated the limit registers associated with it. If an alert occurs, the master may wish to read the alert status register to obtain more information on where the alert occurred if the Alert_Flag bit is set. The Alert_Flag bit is followed by a zero bit and two channel identifier bits that indicate which channel the conversion result corresponds to. These, in turn, are followed by the 10- bit and 12-bit conversion result, MSB first. Table 15. Channel Identifier Bits
Alert_Flag 0/1 0/1 0/1 0/1 Zero 0 0 0 0 CHID1 0 0 1 1 CHID0 0 1 0 1 Channel No. Result Channel 1 (VIN1) Channel 2 (VIN2) Channel 3 (VIN3) Channel 4 (VIN4)
Table 17. DATAHIGH Register (Second Read/Write)
D7 B7 D6 B6 D5 B5 D4 B4 D3 B3 D2 B2 D1 B1 D0 B0
DATALOW Register CH1/CH2/CH3/CH4
The DATALOW register for each channel is a 16-bit read/write register; only the 12 LSBs of each register are used. The register stores the lower limit that activates the ALERT output and/or the Alert_Flag bit in the conversion result register. If the value in the conversion result register for a channel is less than the value in the DATALOW register for that channel, an ALERT occurs. When the conversion result returns to a value at least N LSB above the DATALOW register value, the ALERT output pin and Alert_Flag bit are reset. The value of N is taken from the hysteresis register associated with that channel. The ALERT output pin can also be reset by writing to Bits D2 and D1 in the configuration register. For the AD7993, D1 to D0 of the DATALOW register should contain 0s. Table 18. DATALOW Register (First Read/Write)
D15 0 D14 0 D13 0 D12 0 D11 B11 D10 B10 D9 B9 D8 B8
LIMIT REGISTERS
The AD7993/AD7994 have four pairs of limit registers. Each pair stores high and low conversion limits for each analog input channel. Each pair of limit registers has one associated hysteresis register. All 12 registers are 16 bits wide; only the 12 LSBs of the registers are used for the AD7993/AD7994. For the AD7993, the 2 LSBs, D1 and D0, should contain 0s. On power-up, the contents of the DATAHIGH register for each channel is full scale, while the contents of the DATALOW registers is zero scale by default. The AD7993/AD7994 signal an alert (in either hardware, software, or both, depending on configuration) if the conversion result moves outside the upper or lower limit set by the limit registers.
Table 19. DATALOW Register (Second Read/Write)
D7 B7 D6 B6 D5 B5 D4 B4 D3 B3 D2 B2 D1 B1 D0 B0
Rev. 0 | Page 20 of 32
AD7993/AD7994
Hysteresis Register (CH1/CH2/CH3/CH4)
Each hysteresis register is a 16-bit read/write register, of which only the 12 LSBs of the register are used. The hysteresis register stores the hysteresis value, N, when using the limit registers. Each pair of limit registers has a dedicated hysteresis register. The hysteresis value determines the reset point for the ALERT pin/Alert_Flag if a violation of the limits has occurred. For example, if a hysteresis value of 8 LSB is required on the upper and lower limits of Channel 1, the 12-bit word, 0000 0000 0000 1000, should be written to the hysteresis register of CH1, the address of which is shown in Table 8. On power-up, the hysteresis registers contain a value of 8 LSB for the AD7994 and 2 LSB for the AD7993. If a different hysteresis value is required, that value must be written to the hysteresis register for the channel in question. For the AD7993, D1 and D0 of the hysteresis register should contain 0s. Table 20. Hysteresis Register (First Read/Write)
D15 0 D14 0 D13 0 D12 0 D11 B11 D10 B10 D9 B9 D8 B8
ALERT STATUS REGISTER
The alert status register is an 8-bit read/write register that provides information on an alert event. If a conversion results in activating the ALERT pin or the Alert_Flag bit in the conversion result register, as described in the Limit Registers section, the alert status register may be read to gain further information. It contains two status bits per channel, one corresponding to the DATAHIGH limit and the other to the DATALOW limit. The bit with a status of 1 shows where the violation occurred--that is, on which channel--and whether the violation occurred on the upper or lower limit. If a second alert event occurs on the other channel between receiving the first alert and interrogating the alert status register, the corresponding bit for that alert event is also set. The entire contents of the alert status register may be cleared by writing 1, 1 to Bits D2 and D1 in the configuration register, as shown in Table 12. This may also be achieved by writing all 1s to the alert status register itself. Therefore, if the alert status register is addressed for a write operation, which is all 1s, the contents of the alert status register are cleared or reset to all 0s. Table 22. Alert Status Register
D0 B0 D7 CH4HI D6 CH4LO D5 CH3HI D4 CH3LO D3 CH2HI D2 CH2LO D1 CH1HI D0 CH1LO
Table 21. Hysteresis Register (Second Read/Write)
D7 B7 D6 B6 D5 B5 D4 B4 D3 B3 D2 B2 D1 B1
Using the Limit Registers to Store Min/Max Conversion Results for CH1 to CH4
If full scale, that is, all 1s, is written to the hysteresis register for a particular channel, the DATAHIGH and DATALOW registers for that channel no longer act as limit registers as previously described, but instead act as storage registers for the maximum and minimum conversion results returned from conversions on a channel over any given period of time. This function is useful in applications where the widest span of actual conversion results is required rather than using the alert to signal that an intervention is necessary. This function could be useful for monitoring temperature extremes during refrigerated goods transportation. It must be noted that on power-up, the contents of the DATAHIGH register for each channel are full scale, while the contents of the DATALOW registers are zero scale by default. Therefore, minimum and maximum conversion values being stored in this way are lost if power is removed or cycled.
Table 23. Alert Status Register Bit Function Descriptions
Bit D0 D1 D2 D3 D4 D5 D6 D7 Mnemonic CH1LO CH1HI CH2LO CH2HI CH3LO CH3HI CH4LO CH4HI Comment Violation of DATALOW limit on Channel 1 if this bit set to 1, no violation if bit is set to 0. Violation of DATAHIGH limit on Channel 1 if this bit set to 1, no violation if if bit is set to 0. Violation of DATALOW limit on Channel 2 if this bit set to 1, no violation if if bit is set to 0. Violation of DATAHIGH limit on Channel 2 if this bit set to 1, no violation if if bit is set to 0. Violation of DATALOW limit on Channel 3 if this bit set to 1, no violation if if bit is set to 0. Violation of DATAHIGH limit on Channel 3 if this bit set to 1, no violation if if bit is set to 0. Violation of DATALOW limit on Channel 4 if this bit set to 1, no violation if if bit is set to 0. Violation of DATAHIGH limit on Channel 4 if this bit set to 1, no violation if if bit is set to 0.
Rev. 0 | Page 21 of 32
AD7993/AD7994
CYCLE TIMER REGISTER
The cycle timer register is an 8-bit read/write register that stores the conversion interval value for the automatic cycle interval mode of the AD7993/AD7994 (see the Modes of Operation section). D5 to D3 of the cycle timer register are unused and should contain 0s at all times. On power-up, the cycle timer register contains all 0s, thus disabling automatic cycle operation of the AD7993/AD7994. To enable automatic cycle mode, the user must write to the cycle timer register, selecting the required conversion interval. Table 24 shows the structure of the cycle timer register while Table 25 shows how the bits in this register are decoded to provide various automatic sampling intervals. Table 24. Cycle Timer Register and Default Power-Up Settings
D7 Sample Delay 0 D6 Bit Trial Delay 0 D5 0 0 D4 0 0 D3 0 0 D2 Cyc Bit2 0 D1 Cyc Bit1 0 D0 Cyc Bit0 0
SAMPLE DELAY AND BIT TRIAL DELAY
It is recommended that no I2C bus activity occur when a conversion is taking place. However, if this is not possible, for example when operating in Mode 2 or Mode 3, then in order to maintain the performance of the ADC, Bits D7 and D6 in the cycle timer register are used to delay critical sample intervals and bit trials from occurring while there is activity on the I2C bus. This results in a quiet period for each bit decision. In certain cases where there is excessive activity on the interface lines, this may have the effect of increasing the overall conversion time. However, if bit trial delays extend longer than 1 s, the conversion terminates. When Bits D7 and D6 are both 0, the bit trial and sample interval delaying mechanism is implemented. The default setting of D7 and D6 is 0. To turn off both delay mechanisms, set D7 and D6 to 1. Table 26. Cycle Timer Register and Defaults at Power-Up
D7 Sample Delay 0 D6 Bit Trial Delay 0 D5 0 0 D4 0 0 D3 0 0 D2 Cyc Bit 2 0 D1 Cyc Bit 1 0 D0 Cyc Bit 0 0
Table 25. Cycle Timer Intervals
D2 0 0 0 0 1 1 1 1 D1 0 0 1 1 0 0 1 1 D0 0 1 0 1 0 1 0 1 Typical Conversion Interval (TCONVERT = conversion time of the ADC) Mode not selected TCONVERT x 32 TCONVERT x 64 TCONVERT x 128 TCONVERT x 256 TCONVERT x 512 TCONVERT x 1024 TCONVERT x 2048
Rev. 0 | Page 22 of 32
AD7993/AD7994 SERIAL INTERFACE
Control of the AD7993/AD7994 is carried out via the I2Ccompatible serial bus. The AD7993/AD7994 is connected to this bus as a slave device under the control of a master device, for example, the processor. Data is sent over the serial bus in sequences of nine clock pulses, eight bits of data followed by an acknowledge bit from the receiver of data. Transitions on the data line must occur during the low period of the clock signal and remain stable during the high period because a low-to-high transition when the clock is high may be interpreted as a stop signal. When all data bytes have been read or written, stop conditions are established. In write mode, the master pulls the data line high during the 10th clock pulse to assert a stop condition. In read mode, the master device pulls the data line high during the low period before the ninth clock pulse. This is known as No Acknowledge. The master then takes the data line low during the low period before the 10th clock pulse, then high during the 10th clock pulse to assert a stop condition. Any number of bytes of data may be transferred over the serial bus in one operation, but it is not possible to mix read and write in one operation, because the type of operation is determined at the beginning and cannot subsequently be changed without starting a new operation.
SERIAL BUS ADDRESS
Like all I2C-compatible devices, the AD7993/AD7994 have a 7-bit serial address. The 3 MSB of this address for the AD7993/ AD7994 are set to 010. The AD7993/AD7994 come in two versions, the AD7993-0/AD7994-0 and AD7993-1AD7994-1. The two versions have three different I2C addresses available, which are selected by either tying the address select pin, AS, to AGND or VDD, or by letting the pin float (see Table 6). By giving different addresses for the two versions, up to five AD7993/ AD7994 devices can be connected to a single serial bus, or the addresses can be set to avoid conflicts with other devices on the bus. See Table 6. The serial bus protocol operates as follows: The master initiates data transfer by establishing a start condition, defined as a high-to-low transition on the serial data line SDA while the serial clock line, SCL, remains high. This indicates that an address/data stream will follow. All slave peripherals connected to the serial bus respond to the start condition and shift in the next eight bits, consisting of a 7-bit address (MSB first) plus an R/W bit that determines the direction of the data transfer, that is, whether data is written to or read from the slave device. The peripheral whose address corresponds to the transmitted address responds by pulling the data line low during the low period before the ninth clock pulse, known as the acknowledge bit. All other devices on the bus now remain idle while the selected device waits for data to be read from or written to it. If the R/W bit is a 0, the master writes to the slave device. If the R/W bit is a 1, the master reads from the slave device.
Rev. 0 | Page 23 of 32
AD7993/AD7994 WRITING TO THE AD7993/AD7994
Depending on the register being written to, there are three different writes for the AD7993/AD7994.
WRITING TWO BYTES OF DATA TO A LIMIT OR HYSTERESIS REGISTER
Each of the four limit registers are 16-bit registers, so two bytes of data are required to write a value to any one of them. Writing two bytes of data to one of these registers consists of the serial bus write address, the chosen limit register address written to the address pointer register, followed by two data bytes written to the selected data register. See Figure 28. If the master is write addressing the AD7993/AD7994, it can write to more than one register. After the first write operation has completed for the first data register in the next byte, the master writes to the address pointer byte to select the next data register for a write operation. This eliminates the need to readdress the device in order to write to another data register.
WRITING TO THE ADDRESS POINTER REGISTER FOR A SUBSEQUENT READ
In order to read from a particular register, the address pointer register must first contain the address of that register. If it does not, the correct address must be written to the address pointer register by performing a single-byte write operation, as shown in Figure 26. The write operation consists of the serial bus address followed by the address pointer byte. No data is written to any of the data registers. A read operation may be subsequently performed to read the register of interest.
WRITING A SINGLE BYTE OF DATA TO THE ALERT STATUS REGISTER OR CYCLE REGISTER
The alert status register, configuration register and the cycle register are 8-bit registers, so only one byte of data can be written to each. Writing a single byte of data to one of these registers consists of the serial bus write address, the chosen data register address written to the address pointer register, followed by the data byte written to the selected data register. See Figure 27.
1 SCL
9
1
9
SDA START BY MASTER
0
1
0
A3
A2
A1
A0
R/W
C4
C3
C2
C1
P3
P2
P1
P0 ACK. BY AD7993/AD7994 STOP BY MASTER
FRAME 1 SERIAL BUS ADDRESS BYTE
FRAME 2 ADDRESS POINTER REGISTER BYTE
Figure 26. Writing to the Address Pointer Register to Select a Register for a Subsequent Read Operation
1 SCL
9
1
9
SDA START BY MASTER
0
1
0
A3
A2
A1
A0
R/W
C4
C3
C2
C1
P3
P2
P1
P0 ACK. BY AD7993/AD7994
ACK. BY AD7993/AD7994 FRAME 1 SERIAL BUS ADDRESS BYTE 9 SCL (CONTINUED) 1 FRAME 2 ADDRESS POINTER REGISTER BYTE
9
SDA (CONTINUED)
D7
D6
D5
D4
D3
D2
D1
D0
ACK. BY STOP BY AD7993/AD7994 MASTER FRAME 3 DATA BYTE
Figure 27. Single-Byte Write Sequence
Rev. 0 | Page 24 of 32
03472-0-027
03472-0-026
ACK. BY AD7993/AD7994
AD7993/AD7994
1 SCL 9 1 9
SDA START BY MASTER
0
1
0
A3
A2
A1
A0
R/W
C4
C3
C2
C1
P3
P2
P1
P0 ACK. BY AD7993/AD7994
ACK. BY AD7993/AD7994 FRAME 1 SERIAL BUS ADDRESS BYTE FRAME 2 ADDRESS POINTER REGISTER 9 1
9 SCL (CONTINUED)
1
9
SDA (CONTINUED)
0
0
0
0
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1/0
D0/0 STOP BY MASTER
03472-0-028
ACK. BY AD7993/AD7994 MOST SIGNIFICANT DATA BYTE LEAST SIGNIFICANT DATA BYTE
ACK. BY AD7993/AD7994
Figure 28. Two-Byte Write Sequence
Rev. 0 | Page 25 of 32
AD7993/AD7994 READING DATA FROM THE AD7993/AD7994
Reading data from the AD7993/AD7994 is a 1-byte or 2-byte operation. Reading back the contents of the alert status register or the cycle timer register is a single-byte read operation, as shown in Figure 29. This assumes the particular register address has previously been set up by a single-byte write operation to the address pointer register, as shown in Figure 26. Once the register address has been set up, any number of reads can be performed from that particular register without having to write to the address pointer register again. If a read from a different register is required, the relevant register address has to be written to the address pointer register, and again, any number of reads from this register may then be performed. Reading data from the configuration register, conversion result register, DATAHIGH registers, DATALOW registers, or hysteresis registers is a 2-byte operation, as shown in Figure 30. The same rules apply for a 2-byte read as a 1-byte read. When reading data back from a register on the AD7993 or the AD7994, for example the conversion result register, if more than two read bytes are supplied, the same or new data is read from the AD7993/AD7994 without the need to readdress the device. This allows the master to continuously read from a data register without having to readdress the AD7993/AD7994.
1 SCL
9
1
9
SDA START BY MASTER
0
1
0
A3
A2
A1
A0
R/W
D7
D6
D5
D4
D3
D2
D1
D0 NO ACK. BY STOP BY MASTER MASTER
ACK. BY AD7993/AD7994 FRAME 1 SERIAL BUS ADDRESS BYTE
FRAME 2 SINGLE DATA BYTE FROM AD7993/AD7994
Figure 29. Reading a Single Byte of Data from a Selected Register
1 SCL
9
1
9
SDA START BY MASTER
0
1
0
A3
A2
A1
A0
R/W ALERT ZERO CHID1 CHID0 FLAG
D11
D10
D9
D8 ACK. BY MASTER
ACK. BY AD7993/AD7994 FRAME 1 SERIAL BUS ADDRESS BYTE
FRAME 2 MOST SIGNIFICANT DATA BYTE FROM AD7993/AD7994 1 9
SCL (CONTINUED)
SDA (CONTINUED)
D7
D6
D5
D4
D3
D2
D1/0
D0/0 NO ACK. BY MASTER STOP BY MASTER
03472-0-030
FRAME 2 MOST SIGNIFICANT DATA BYTE FROM AD7993/AD7994
Figure 30. Reading Two Bytes of Data from the Conversion Result Register
Rev. 0 | Page 26 of 32
03472-0-029
AD7993/AD7994 ALERT/BUSY PIN
The ALERT/BUSY pin may be configured as an alert output or busy output, as shown in Table 12.
BUSY
When the ALERT/BUSY pin is configured as a BUSY output, the pin is used to indicate when a conversion is taking place. The polarity of the BUSY pin is programmed through bit D0 in the configuration register.
SMBus ALERT
The AD7993/AD7994 alert output is an SMBus interrupt line for devices that want to trade their ability to master for an extra pin. The AD7993/AD7994 is a slave-only device and uses the SMBus alert to signal the host device that it wants to talk. The SMBus alert on the AD7993/AD7994 is used as an out-ofconversion range indicator (a limit violation indicator). The ALERT pin has an open-drain configuration that allows the alert outputs of several AD7993/AD7994s to be wiredAND'ed together when the ALERT pin is active low. D0 of the configuration register is used to set the active polarity of the ALERT output. The power-up default is active low. The ALERT function can be enabled or disabled by setting D2 of the configuration register to 1 or 0, respectively. The host device can process the ALERT interrupt and simultaneously access all SMBus ALERT devices through the alert response address. Only the device that pulled the ALERT low acknowledges the ARA (alert response address). If more than one device pulls the ALERT pin low, the highest priority (lowest address) device wins communication rights via standard I2C arbitration during the slave address transfer. The ALERT output becomes active when the value in the conversion result register exceeds the value in the DATAHIGH register or falls below the value in the DATALOW register. It is reset when a write operation to the configuration register sets D1 and D0 to a 1, or when the conversion result returns N LSB below or above the value stored in the DATAHIGH register or DATALOW register, respectively. N is the value in the hysteresis register (see the Limit Registers section). The ALERT output requires an external pull-up resistor that can be connected to a voltage different from VDD provided the maximum voltage rating of the ALERT output pin is not exceeded. The value of the pull-up resistor depends on the application, but should be as large as possible to avoid excessive sink currents at the ALERT output.
PLACING THE AD7993-1/AD7994-1 INTO HIGH SPEED MODE
High speed mode communication commences after the master addresses all devices connected to the bus with the master code, 00001XXX, to indicate that a high speed mode transfer is to begin. No device connected to the bus is allowed to acknowledge the high speed master code; therefore, the code is followed by a not acknowledge (see Figure 31). The master must then issue a repeated start followed by the device address with a R/W bit. The selected device then acknowledges its address. All devices continue to operate in high speed mode until the master issues a stop condition. When the stop condition is issued, the devices all return to fast mode.
THE ADDRESS SELECT (AS) PIN
The address select pin on the AD7993/AD7994 is used to set the I2C address for the AD7993/AD7994 device. The AS pin can be tied to VDD, to AGND, or left floating. The selection should be made as close as possible to the AS pin; avoid having long tracks introducing extra capacitance on the pin. This is important for the float selection, because the AS pin has to charge to a midpoint after the start bit during the first address byte. Extra capacitance on the AS pin increases the time taken to charge to the midpoint and may cause an incorrect decision on the device address. When the AS pin is left floating, the AD7993/AD7994 can work with a capacitive load up to 40 pF.
FAST MODE 1 SCL 9 1
HIGH SPEED MODE 9
SDA START BY MASTER
0
0
0
0
1
X
X
X NACK Sr
0
1
0
A3
A2
A1
A0
03472-0-031
ACK. BY AD7993/AD7994 SERIAL BUS ADDRESS BYTE
HS MODE MASTER CODE
Figure 31. Placing the Part into High Speed Mode
Rev. 0 | Page 27 of 32
AD7993/AD7994 MODES OF OPERATION
When supplies are first applied to the AD7993/AD7994, the ADC powers up in shutdown mode and normally remains in this shutdown state while not converting. There are three different methods of initiating a conversion on the devices. If the CONVST pulse does not remain high for more than 1 s, the falling edge of CONVST still initiates a conversion but the result is invalid because the AD7993/AD7994 are not fully powered up when the conversion takes place. To maintain the performance of the AD7993/AD7994 in this mode it is recommended that the I2C bus is quiet when a conversion is taking place. The cycle timer register and Bits C4 to C1 in the address pointer register should contain all 0s when operating the AD7994/ AD7993 in this mode. The CONVST pin should be tied low for all other modes of operation. To select an analog input channel for conversion in this mode, the user must write to the configuration register and select the corresponding channel for conversion. To set up a sequence of channels to be converted with each CONVST pulse, set the corresponding channel bits in the configuration register (see Table 11). Once the conversion is complete, the master can address the AD7993/AD7994 to read the conversion result. If further conversions are required, the SCL line can be taken high while the CONVST signal is pulsed again; then an additional 18 SCL pulses are required to read the conversion result. When operating the AD7993-1/AD7994-1 in Mode 1 and reading after the conversion with a 3.4 MHz SCL, the ADCs can achieve a throughput rate of up to 121 kSPS.
MODE 1--USING THE CONVST PIN
A conversion can be initiated on the AD7993/AD7994 by pulsing the CONVST signal. The conversion clock for the part is internally generated so no external clock is required, except when reading from or writing to the I2C interface. On the rising edge of CONVST, the AD7993/AD7994 begin to power up (see Point A in Figure 32). The power-up time from shutdown mode for the AD7993/AD7994 is approximately 1 s; the CONVST signal must remain high for 1 s for the part to power up fully. CONVST can be brought low after this time. The falling edge of the CONVST signal places the track-and-hold into hold mode; a conversion is also initiated at this point (Point B in Figure 32). When the conversion is complete, approximately 2 s later, the parts return to shutdown (Point C in Figure 32) and remain there until the next rising edge of CONVST. The master can then read the ADC to obtain the conversion result. The address pointer register must be pointing to the conversion result register in order to read back the conversion result.
A
B
C
tPOWER-UP
CONVST
tCONVERT
SCA
1
9
1
9
9
SDA S 7-BIT ADDRESS R A FIRST DATA BYTE (MSBs) A SECOND DATA BYTE (LSBs) A P
Figure 32. Mode 1 Operation
Rev. 0 | Page 28 of 32
03472-0-032
AD7993/AD7994
MODE 2--COMMAND MODE
This mode allows a conversion to be automatically initiated any time a write operation occurs. In order to use this mode, Command Bits C4 to C1 in the address pointer byte, shown in Table 7, must be programmed. To select a single analog input for conversion in this mode, the user must set bits C4 to C1of the address pointer byte to indicate which channel to convert (see Table 27). When all four command bits are 0, this mode is not in use. A sequence can also be set up for this mode. If more than one command bit is set in the address pointer byte, the ADC starts converting on the lowest channel in the sequence and then the next lowest until all the channels in the sequence have been converted. The ADC stops converting the sequence when it receives a STOP bit. Figure 29 illustrates a 2-byte read operation from the conversion result register. This operation is normally preceded by a write to the address pointer register so that the following read accesses the desired register, in this case the conversion result register (Figure 26). If Command Bits C4 to C1 are set when the contents of the address pointer register are being loaded, the AD7993/AD7994 begin to power up and convert the selected channel(s). Power-up begins on the fifth SCL falling edge of the address point byte (see Point A in Figure 33). Table 27. Address Pointer Byte
C4 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 C3 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 C2 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 C1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 P3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 P2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 P1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 P0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Mode 2, Convert On Not selected VIN1 VIN2 Sequence between VIN1 and VIN2 VIN3 Sequence between VIN1 and VIN3 Sequence between VIN2 and VIN3 Sequence between VIN1, VIN2, and VIN3 VIN4 Sequence between VIN1 and VIN4 Sequence between VIN2 and VIN4 Sequence between VIN1, VIN2, and VIN4 Sequence between VIN3 and VIN4 Sequence between VIN1, VIN3, and VIN4 Sequence between VIN2, VIN3, and VIN4 Sequence between VIN1, VIN2, VIN3, and VIN4 Comments
Table 27 shows the channel selection in this mode via Command Bits C4 to C1 in the address pointer register. The wake-up and conversion times combined should take approximately 3 s. Following this, the AD7993/AD7994 must be addressed again to indicate that a read operation is required. The read then takes place from the conversion result register. This read accesses the conversion result from the channel selected via the command bits. If the Command Bits C2 and C1 were set to 1, 1, then a four byte read would be necessary. The first read accesses the data from the conversion on VIN1. While this read takes place, a conversion occurs on VIN2. The second read accesses this data from VIN2. Figure 34 illustrates how this mode operates. When operating the AD7994-1/AD7993-1 in Mode 2 with a high speed mode, 3.4 MHz SCL, the conversion may not be complete before the master tries to read the conversion result. If this is the case, the AD7994-1/AD7993-1 hold the SCL line low during the ACK clock after the read address until the conversion is complete. When the conversion is complete, the AD7994-1/AD7993-1 release the SCL line and the master can then read the conversion result. After the conversion is initiated by setting the command bits in the address pointer byte, if the AD7993/AD7994 receive a stop or NACK from the master, the devices stop converting.
With the pointer bits set to all 0s, the next read accesses the results of the conversion result register.
Rev. 0 | Page 29 of 32
AD7993/AD7994
1 SCL 8 9 1 A 9
SDA S
7-BIT ADDRESS
W
A
COMMAND/ADDRESS POINT BYTE
A ACK BY AD7993/AD7994 9 9
ACK BY AD7993/AD7994 1 SCL 9 1
SDA
03472-0-033
Sr
7-BIT ADDRESS
R
A
FIRST DATA BYTE (MSBs)
A ACK BY MASTER
SECOND DATA BYTE (LSBs)
A
Sr/P
ACK BY AD7993/AD7994
NACK BY MASTER
Figure 33. Mode 2 Operation
1 SCL SDA S 7-BIT ADDRESS
8
91
9
WA
COMMAND/ADDRESS POINT BYTE
A
1 SCL SDA Sr 7-BIT ADDRESS
ACK BY AD7993/AD7994 91
ACK BY AD7993/AD7994 9
9
9
9
RA
FIRST DATA BYTE (MSBs)
A ACK BY MASTER
SECOND DATA BYTE (LSBs)
A ACK BY MASTER
FIRST DATA BYTE (MSBs)
A
SECOND DATA BYTE (LSBs)
A/A
ACK BY AD7993/AD7994
ACK BY MASTER RESULT FROM CH2
03472-0-034
RESULT FROM CH1
Figure 34. Mode 2 Sequence Operation
MODE 3--AUTOMATIC CYCLE INTERVAL MODE
An automatic conversion cycle can be selected and enabled by writing a value to the cycle timer register. A conversion cycle interval can be set up on the AD7993/AD7994 by programming the relevant bits in the 8-bit cycle timer register, as decoded in Table 25. Only the 3 LSB are used; the 5 MSB should contain 0s. When the 3 LSB of the register are programmed with any configuration other than all 0s, a conversion takes place every X ms; the cycle interval, X, depends on the configuration of these three bits in the cycle timer register. There are seven different cycle time intervals to choose from, as shown in Table 25. Once the conversion takes place, the part powers down again until the next conversion. To exit this mode of operation, the user must program the 3 LSB of the cycle timer register to contain all 0s. To select a channel(s) for operation in the cycle mode, set the corresponding channel bit(s), D7 to D4, of the configuration register. If more than one channel bit is set in the configuration register, the ADC automatically cycles through the channel sequence starting with the lowest channel and working its way up through the sequence. Once the sequence is complete, the ADC starts converting on the lowest channel again, continuing to loop through the sequence until the cycle timer register's contents are set to all 0s. This mode is useful for monitoring signals such as battery voltage, and temperature, alerting only when the limits are violated.
Rev. 0 | Page 30 of 32
AD7993/AD7994 OUTLINE DIMENSIONS
5.10 5.00 4.90
16
9
4.50 4.40 4.30
1 8
6.40 BSC
PIN 1 1.20 MAX 0.20 0.09 0.65 BSC 0.30 0.19 COPLANARITY 0.10 SEATING PLANE 8 0 0.75 0.60 0.45
0.15 0.05
COMPLIANT TO JEDEC STANDARDS MO-153AB
Figure 35. 16-Lead Thin Shrink Small Outline Package [TSSOP] (RU-16) Dimensions shown in millimeters
ORDERING GUIDE
Model1 AD7993BRU-0 AD7993BRU-0REEL AD7993BRUZ-03 AD7993BRUZ-0REEL3 AD7993BRU-1 AD7993BRU-1REEL AD7993BRUZ-13 AD7993BRUZ-1REEL3 AD7994BRU-0 AD7994BRU-0REEL AD7994BRUZ-03 AD7994BRUZ-0REEL3 AD7994BRU-1 AD7994BRU-1REEL AD7994BRUZ-13 AD7994BRUZ-1REEL3 EVAL-AD7993CB EVAL-AD7994CB Temperature Range -40C to +125C -40C to +125C -40C to +125C -40C to +125C -40C to +125C -40C to +125C -40C to +125C -40C to +125C -40C to +125C -40C to +125C -40C to +125C -40C to +125C -40C to +125C -40C to +125C -40C to +125C -40C to +125C Linearity Error2(Max) 0.5 LSB 0.5 LSB 0.5 LSB 0.5 LSB 0.5 LSB 0.5 LSB 0.5 LSB 0.5 LSB 1 LSB 1 LSB 1 LSB 1 LSB 1 LSB 1 LSB 1 LSB 1 LSB Package Option RU-16 RU-16 RU-16 RU-16 RU-16 RU-16 RU-16 RU-16 RU-16 RU-16 RU-16 RU-16 RU-16 RU-16 RU-16 RU-16 Package Description Thin Shrink Small Outline Package Thin Shrink Small Outline Package Thin Shrink Small Outline Package Thin Shrink Small Outline Package Thin Shrink Small Outline Package Thin Shrink Small Outline Package Thin Shrink Small Outline Package Thin Shrink Small Outline Package Thin Shrink Small Outline Package Thin Shrink Small Outline Package Thin Shrink Small Outline Package Thin Shrink Small Outline Package Thin Shrink Small Outline Package Thin Shrink Small Outline Package Thin Shrink Small Outline Package Thin Shrink Small Outline Package Standalone Evaluation Board Standalone Evaluation Board
The AD7993-0/AD7994-0 supports standard and fast I2C interface modes. The AD7993-1/AD7994-1 support standard, fast, and high speed I2C interface modes. Linearity error here refers to integral nonlinearity. 3 Z = Pb-free part.
2
1
RELATED PARTS IN I2C-COMPATIBLE ADC PRODUCT FAMILY
Part Number AD7998 AD7997 AD7992 Resolution 12 10 12 Number of Input Channels 8 8 2 Package 20-lead TSSOP 20-lead TSSOP 10-lead MSOP
Rev. 0 | Page 31 of 32
AD7993/AD7994 NOTES
Purchase of licensed I2C components of Analog Devices or one of its sublicensed Associated Companies conveys a license for the purchaser under the Philips I2C Patent Rights to use these components in an I2C system, provided that the system conforms to the I2C Standard Specification as defined by Philips.
(c) 2004 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D03472-0-10/04(0)
Rev. 0 | Page 32 of 32

▲Up To Search▲

Price & Availability of AD7993-X

	To Download AD7993-X Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .